We demonstrate improvement of electrical characteristics of a bilayer tunneling field effect transistor (TFET) composed of an n-type zinc-tin-oxide (ZnSnO) channel with superior thickness uniformity and a p-type Si source. Careful optimization of the deposition condition of the ZnSnO layer leads to the significant improvement of the thickness uniformity thanks to its amorphous structure. It is promising to reduce the average sub-threshold swing (S.S.) of the bilayer TFET. The average S.S. of the amorphous ZnSnO/Si TFET is 87 mV/dec. in a gate voltage swing of 0.3 V, which is lower by 30% than that of the poly-crystalline ZnO/Si TFET with the rough surface. The minimum S.S. value of 80 mV/dec. in the ZnSnO/Si TFET is similar to that in the ZnO/Si TFET. Additionally, the ZnSnO/Si TFET has realized the increase in on-state current (I on ) and the achieved I on of 1.7 μA/μm is approximately 8 times higher than that of the ZnO/Si TFET. We also found that the ZnSnO/Si TFET shows the stronger temperature dependence of both I on and S.S. than the ZnO/Si TFET. These differences in the electrical characteristics between ZnSnO and ZnO TFETs are discussed in terms of the amorphous and ploy-crystalline natures of the OS channels.
I. INTRODUCTION
Tunneling field effect transistors (TFETs) attract much attention as a steep switching transistor in order to effectively reduce power consumption by reducing operating voltage. A bilayer TFET structure, whose two-dimensional channel and source layers face each other beneath the gate electrode, is one of the ideal device structures to realize not only high on-state current (I on ) but also low sub-threshold swing (S.S.) thanks to band-to-band tunneling (BTBT) over an entire region of the tunneling junction [1] - [5] . Also, introduction of a hetero tunneling junction with type-II energy band alignment is another attractive approach to enhance I on , because the combination of the higher valence band maximum (E v ) for a source material and the lower conduction band minimum (E c ) for a channel material in an n-type TFET can reduce the effective barrier height [5] - [9] . In order to combine these structural and material approaches, we have recently proposed a bilayer TFET structure which is composed of an n-type oxide semiconductor (n-OS) channel and a p-type group-IV semiconductor (p-IV) source [10] . Type-II energy band alignment is realized at this hetero tunneling junction, because the OS channel materials such as zinc-oxide (ZnO), tin-oxide (SnO 2 ) and titaniumoxide (TiO 2 ) generally have lower E c compared to Si or Ge [11] - [13] . On the other hand, the band gap (E g ) of these OS channel materials is sufficiently large, leading to the suppression of the leakage current under the off-state (I off ). Our previous simulation studies based on technology computer aided design (TCAD) have clarified that this attractive material combination has high potential for steep-slope TFETs with high I on , low I off , and low S.S. [10] , [14] . In particular, the extremely small S.S. value of ∼1 mV/dec. is expected under an appropriate choice of the source/channel material combination allowing the reduction of E b-eff and the impurity concentrations in these regions.
Furthermore, another advantage of this TFET is a simple device structure and fabrication process, because the deposition of the OS channel layer directly on the Si or Ge source layer can easily realize the stacked structure of the OS/IV hetero tunneling junction. These materials and the processing are highly compatible with the present ultra-large scale integrated circuits (ULSI) technologies on a large-size Si wafer. In order to prove this concept, recently, we have experimentally demonstrated the operation of a TFET composed of an n-type ZnO channel deposited on a p-type Si or Ge source [10] , [15] . However, the experimentally obtained S.S. value is ∼71 mV/dec. or higher, meaning that there still is a large gap in the sub-threshold characteristics between TCAD and experimental results.
There can be mainly three possible reasons of this gap. One is attributable to defects at the interface between the gate insulator and the OS channel layer. We have shown in our previous study that an appropriate combination of oxygen plasma and thermal treatments during the gate stack formation effectively reduces the defect densities at the interface as well as in the OS channel layer [16] . The second one is the influence of defects inside the OS channel layer. The OS materials, typically composed of poly-crystalline or amorphous structures, could contain a large amount of defects or tail-states. The last possible reason is fluctuation of the OS channel thickness [14] , [17] . This is because the threshold voltage of the bilayer TFET structure is quite sensitive to the OS channel layer thickness [14] . In other words, the thickness fluctuation of the OS channel layer over the tunneling junction can degrade total sub-threshold characteristics because the BTBT occurs inhomogeneously over the tunneling plane with thickness-dependent threshold voltages. Hence, the high thickness uniformity of the OS channel layer has potential to reduce the S.S. values of the bilayer TFETs.
Therefore, in this study, we experimentally examine the impact of the thickness uniformity of the OS channel layer on the sub-threshold characteristics of the OS/IV bilayer TFETs. For this purpose, we introduce amorphous zinc-tin-oxide (ZnSnO) [18] , [19] as a channel material, which is expected to realize high thickness uniformity. Additionally, we investigate the measurement temperature dependence of the electrical characteristics of the ZnSnO/Si and ZnO/Si bilayer TFETs. In particular, we pay attention to the differences of the temperature dependence between poly-crystalline ZnO/Si and amorphous ZnSnO/Si TFETs and discuss the relationship between the physical factors limiting the sub-threshold characteristics and the crystalline structures of the OS channel materials.
II. ZN(SN)O/SI TFET DEVICE FABRICATION
To begin with, we checked when the surfaces of the Znbased OS channel layer become rough during the TFET fabrication processes. It has been found that the critical step is annealing at 400 • C in O 2 ambient just after the OS layer deposition. On the other hand, we have also recognized that this annealing process is essential to improve the quality of the OS channel layers and to realize the high on/off switching of the OS/IV bilayer TFET [10] . This dilemma is one of the main motivations to introduce an amorphous oxide semiconductor as a channel material, which is expected to provide a flat channel surface even after the annealing. It has already been reported in some papers that ZnSnO forms an amorphous structure [18] , [19] and that the ZnSnO layer can be used as a channel material in thin film transistors (TFTs) [20] , [21] . On the other hand, it is also known that control of the composition ratio in ZnSnO and tuning of the deposition conditions are critical to obtain the amorphous ZnSnO structure [18] , [19] . Therefore, we tested some composition ratios of ZnSnO and deposition temperatures for choosing the appropriate conditions to examine the electrical performance of the TFETs. Figure 1 shows the fabrication process flow of the Zn(Sn)O/Si bilayer TFET. A p-type Si(100) substrate with an impurity concentration of 4×10 19 cm −3 was used in this study. Then, an SiO 2 layer was deposited by plasmaenhanced chemical vapor deposition (PE-CVD). Next, the drain electrode of indium-tin-oxide (ITO) was formed by sputtering before Zn(Sn)O deposition, in order to increase the process flexibility. Subsequently, a window for the hetero tunneling junction was opened in the SiO 2 layer by wet etching with diluted-BHF and defined the active region of the TFET.
An oxide semiconductor channel layer of ZnO or ZnSnO was deposited by the pulsed-laser deposition (PLD) method. An ArF gas laser with the wavelength of 193 nm was used in this study, and the pulse frequency and energy were 5 Hz and 100 mJ, respectively. For the ZnSnO layer, the composition ratio of the films was controlled by changing the ratio of Zn to Sn in sintered PLD targets, which were consisted of ZnO and SnO 2 . The O 2 partial pressure during the PLD process was controlled to be ∼1×10 −3 Pa. The deposition temperature (T PLD ) was in a range from room-temperature (no substrate heating) to 300 • C. Subsequently, all of the ZnO or ZnSnO layers were annealed at 400 • C for 30 min in atmospheric O 2 ambient. As the gate stack formation, an Al 2 O 3 gate insulator was formed by atomic layer deposition (ALD) at 200 • C with trimethyl-aluminum (TMA) and H 2 O and a TiN gate electrode was formed by DC sputtering. Some oxygen plasma or thermal treatments were carried out during the gate stack formation to improve the interfacial quality as described in our previous studies [15] , [16] . Also, an Ni source contact was formed on the Si source substrate by DC sputtering. Finally, the TFETs were annealed at 350 • C for 30 min in N 2 ambient.
III. RESULTS AND DISCUSSION

A. FORMATION OF UNIFORM ZNSNO LAYER
The composition ratio of Zn to Sn (named as the Zn ratio, = Zn/Sn) in the deposited ZnSnO layers was evaluated from Zn 2p 3/2 and Sn 3d 5/2 core spectra obtained by X-ray photoelectron spectroscopy (XPS). Figure 2 shows the Zn ratio in the deposited ZnSnO layers as a function of (a) the Zn ratio in the PLD target with T PLD of 200 • C and (b) T PLD with the Zn ratio of 1.5 in the PLD target. Since the ZnSnO layers used in the XPS analysis are as thick as 30 nm, ZnSnO can be treated as a bulk material allowing a simple analysis to eliminate the influence of the layer thickness (d). The Zn ratio was evaluated, according to eq. (1).
Here, X, I, and σ are atomic density, areal intensity of spectra, and photoionization cross-section (σ Zn = 18.92 and σ Sn = 14.80 [22] ) for Zn and Sn, respectively. Also, inelastic mean free paths of λ Zn = 1.13 nm and λ Sn = 1.97 nm [23] are used for Zn and Sn, respectively, which pass through a bulk ZnO. Although the deposited layer might have a nonuniform depth profile of the Zn ratio owing to migration and/or re-evaporation of the constitutional material, the Zn ratio of the ZnSnO layer in the following discussion is nominally defined as the average value evaluated by XPS. It is found from Fig. 2 (a) that the Zn ratio in the deposited layer is ∼30% lower than that in the PLD target at T PLD of 200 • C. It is also from Fig. 2 (b) that this difference increases with increasing T PLD . On the other hand, the Zn ratio in the layer deposited at 300 • C apparently increases with O 2 annealing at 400 • C. This increase in the Zn ratio may be attributed to Zn migration toward the ZnSnO surface and/or Zn re-evaporation from the surface during PLD and annealing. It is known that Zn has very high vapor pressure even at low temperature [24] . Re-evaporation of Zn constantly occurs from the surface during the PLD process and can be more significant with increasing T PLD , leading to the Zn ratio lower than the target value. During the annealing process, on the other hand, both migration and re-evaporation of Zn occur simultaneously and the higher density of Zn can be segregated at the surface after the annealing. In the following discussions, the Zn ratios in the PLD targets are used as the nominal values. Figure 3 summarizes the AFM images of the surfaces of the ZnSnO layers with various T PLD and Zn ratio. The O 2 annealing at 400 • C for 30 min was performed for all the samples after the ZnSnO deposition. It is clearly seen that the surface structure of the ZnSnO layer changes drastically with changing the deposition conditions. It should be noted that the surface structure is dependent on both the Zn ratio and T PLD . Therefore, not only the Zn ratio but also T PLD should be selected appropriately in order to obtain the smooth surface. In our experimental setup, the condition of the Zn ratio of 1.5 and T PLD of 300 • C provides the atomically smooth surface, as shown in Fig. 3(k) . Figure 3 Fig. 3(d), 3(e), and 3(k) , respectively.
Here, the surface structures of the Zn(Sn)O layers evaluated by AFM can be categorized into three groups as follows; Group A: randomly rough surface (Figs. 3(a), 3(b), 3(c), 3(d), 3(f), 3(g), 3(h)), Group B: flat regions with some particles (Fig. 3 (e), 3(i), 3(j)), and Group C: widely flat surface ( Fig. 3(k) ). Therefore, the thickness uniformity and the crystalline structure of the Zn , the ZnO surface is randomly rough and the ZnO layer has a columnar-shaped poly-crystalline structure. This result supports the idea that the surface roughening occurs as a result of crystallization of the ZnO channel layer. In sample (B), the surface of the ZnSnO layer with the Zn ratio of 1.0 consists of both flat regions and some particles ( Fig. 3(e) ). Also, the flat regions have an amorphous structure. In sample (C), on the other hand, the ZnSnO layer with the Zn ratio of 1.5 has a perfectly smooth surface with RMS of as small as 0.08 nm ( Fig. 3(k) ). It is also found that this ZnSnO layer has an amorphous structure. Note that an SiO 2 interfacial layer with the thickness of about 1 nm is formed between the Zn(Sn)O layer and the Si substrate for all the samples. This SiO 2 interlayer could be formed by oxidation of the Si surface during PLD or following annealing processes. Consequently, we successfully prepared the Zn(Sn)O channel layers with different surface flatness. The electrical characteristics of the bilayer TFETs formed with these three different Zn(Sn)O channel layers will be presented from the next section. 
B. ELECTRICAL PERFORMANCE OF ZN(SN)O/SI TFETS
The electrical characteristics of the Zn(Sn)O/Si bilayer TFETs are examined with an emphasis on the influence of the channel thickness uniformity. Figure 5 shows (a) I d -V g and (b) I d -V d characteristics of the Zn(Sn)O/Si bilayer TFETs measured at room temperature. It is found that we succeeded in the transistor operation of TFETs with the ZnSnO channel layer, in addition to the ZnO ones. ZnSnO/Si TFETs with both Zn rations realize the steeper ON/OFF operation over a wider I d range than the ZnO/Si TFET. Also, the threshold voltages of both ZnSnO/Si TFETs are much closer to 0 V in comparison with that of the ZnO/Si TFET, although the physical reason is not clarified yet. Additionally, the ZnSnO/Si TFET with the Zn ratio of 1.5 provides higher I on than that with the Zn ratio of 1.0 and the ZnO/Si TFET. The I on values of the ZnSnO/Si TFET with the Zn ratio of 1.5 at V d of 1 and 2 V are 1.0 and 1.7 µA/µm, respectively. These I on values are approximately 8 times higher than those of the ZnO/Si TFET. Here, it has been reported that the E c position of SnO 2 (∼5.1 eV) is lower than that of ZnO (∼4.3 eV) [12] . If we assume that the E c position of ZnSnO is determined by the inner product of these two values, the E c position of the ZnSnO layer could be lower than that of the ZnO layer. As a result, the increase in I on in the ZnSnO/Si TFET with the Zn ratio of 1.5 may be explained by reduction of tunneling barrier height thanks to the reduction of this E c position with Sn incorporation. However, this explanation is inconsistent with the low I on of the ZnSnO/Si TFET with the Zn ratio of 1.0. A high density of defects at the Al 2 O 3 /ZnSnO with the Zn ratio of 1.0 may prevent the surface potential modulation by the gate bias. Further investigation is still needed to understand the Zn ratio dependence of I on of the TFETs. Even for the ZnSnO/Si TFET with the Zn ratio of 1.0, this low S.S. value is obtained over more than two orders of I d , though the I on value is limited. As a result, the average S.S. values in the V g swing of 0.3 V are 84 and 87 mV/dec. for the ZnSnO/Si TFETs with the Zn ratio of 1.0 and 1.5, respectively, which are lower by more than 30% than that of the ZnO/Si TFET. However, the minimum S.S. values of the ZnSnO/Si TFETs are slightly higher than that of the ZnO/Si TFET. Based on these experimental results, we can conclude that the amorphous ZnSnO channel layer drastically improves the channel thickness uniformity in comparison with the poly-crystalline ZnO channel layer, which is effective to reduce the average S.S. values over the much wider I d range. However, the improvement of the channel thickness uniformity does not directly lead to the improvement of the S.S. value expected by TCAD simulation. The present results of the S.S. values can be interpreted as the consequence of the material nature of the amorphous OS channel such as defects and tail states, which will be described later in detail.
C. MEASUREMENT TEMPERATURE DEPENDENCE OF ZN(SN)O/SI TFETS
In order to understand the physical origin to limit the subthreshold characteristics of the Zn(Sn)O/Si bilayer TFETs, we evaluated the measurement temperature (T meas ) dependence of the electrical characteristics of the fabricated TFETs. Figure 7 shows the I d -V g characteristics of (a) the poly-crystalline ZnO/Si TFET (sample (A)) and (b) the amorphous ZnSnO/Si TFET (sample (C)), measured in the range from 25 • C to about 100 • C. The gate leakage currents are also shown in these figures. The changes of the electrical characteristics such as the negative shift of the threshold voltage, the increase in I on and degradation of the sub-threshold characteristics with increasing T meas are observed in both TFETs. However, the amount of these changes are different between the two TFETs. Fig. 8(c) . Here, the S.S. values are averaged in the I d range from 2×10 −7 to 5×10 −7 µA/µm. The S.S.-I d characteristics of the ZnO/Si TFET is a little fluctuated, which may be caused by local non-uniformity of the surface potential at the ZnO channel attributable to grain boundaries of the polycrystalline structures [10] , [15] . On the other hand, there is no clear change of S.S. with increasing T meas up to 100 • C. This is an ideal characteristic as the TFET. In contrast, the S.S. value in the ZnSnO/Si TFET monotonically increases with an increase in T meas , although the S.S.-I d characteristics are much smoother than those of the ZnO/Si TFET. This result indicates that a thermally-activated tunneling path can be included in the ZnSnO/Si TFET. On the other hand, the smooth S.S.-I d characteristics suggest that BTBT is generated uniformly in the tunneling junction. As a result, the origin of the thermally-activated tunneling path is not localized one over the tunneling junction, but attributable to any material natures such as point defects and/or tail-states in the ZnSnO channel. Next, the difference in the T meas dependence of I on between the ZnSnO and the ZnO TFETs is examined. The I on value for both TFETs at a given V g increases with increasing T meas , as shown in Fig. 7 . Since the threshold voltage shifts toward the negative direction with increasing T meas , the shift of the threshold voltage is taken into account for estimating I on . Figure 9 shows the Arrhenius plot of I on for the Zn(Sn)O/Si TFETs. I on is defined as an I d value at V g = V g0 + 0.3 V, where V g0 is V g at I d of 1 pA/µm. It is found that I on increases with increasing T meas even after the V g correction. Here, the T meas dependence of I on is stronger in the ZnSnO/Si TFET than in the ZnO/Si one. The activation energies are estimated to be 38 and 96 meV for the ZnO/Si and ZnSnO/Si TFETs, respectively. This result also supports that BTBT certainly includes thermally-activated tunneling path, which is more influential to the ZnSnO/Si TFET, as similar to the results of S.S. As a result, these temperature dependent characteristics can be understood as the difference in crystalline properties, which will be interpreted in the next section.
D. PHYSICAL FACTORS TO LIMIT SUB-THRESHOLD CHARACTERISTICS OF TFETS
Based on the experimental results described in the previous sections, the electrical characteristics of the present poly-crystallize ZnO/Si and amorphous ZnSnO/Si TFETs are compared. Additionally, the difference of physical factors to limit the sub-threshold characteristics between these TFETs are discussed in detail. Table 1 summarizes the present electrical characteristics of TFETs with the poly-crystalline ZnO or the amorphous ZnSnO channel layer, and possible physical factors to limit the sub-threshold properties. In the poly-crystalline ZnO channel, the minimum S.S. value is lower but the low S.S. value is realized only in a limited I d range. As a result, the average S.S. value becomes higher. This characteristic can be explained by the thickness non-uniformity originated from the poly-crystalline structure. Thus, improvement of the channel thickness uniformity is needed to suppress the variation of the threshold voltage over the large tunneling area. On the other hand, the weaker T meas dependence of S.S. and I on of the ZnO/Si TFET is attributable to the lower defect density near the conduction band edge by the well-crystallized film quality. In contrast, in the amorphous ZnSnO channel, the relatively low S.S. of approximately 80 mV/dec. and the low average S.S. are obtained over the wide I d range, which can be explained by the higher uniformity of the channel layer thickness of the amorphous ZnSnO films. However, the stronger T meas dependences of S.S. and I on are attributable to the larger density of defects or tail states near the conduction band edge commonly observed in amorphous films [25] - [27] .
As well known, Zn-based oxide semiconductors generally contain many types of defects [28] - [31] . Among these defects, some defects might work as an origin of trap-assisted BTBT current [32] , which can be a thermally-activated path [33] - [36] . Also, tail-states near the conduction band edge in the amorphous OS channels causes non-sharp change in the density of states (DOS), which degrades the subthreshold characteristics of the TFET [3] . Furthermore, it has been reported that a thin ZnSnO layer can include a high density of localized tail-states below E c [37] . Electrons trapped into the localized tail states in ZnSnO or other amorphous OS materials cannot directly flow in the OS channels [27] , [38] , but can contribute to the channel conduction by thermal activation into states higher than the mobility edge as shown in Fig. 10 , as similar to thermally-activated trap-assisted tunneling current often observed in conventional TFETs. On the other hand, electrons in poly-crystalline ZnO with grain boundaries can be free electrons even in the valleys in the fluctuated conduction band [38] . As a result, such a difference in the electronic structures between amorphous and poly-crystalline OS could be an origin of the stronger T meas dependence of S.S. and I on of the ZnSnO TFETs.
Therefore, we can conclude that not only the high uniformity of the channel layer thickness but also the low tail-state density are essential for steep sub-threshold characteristics of the OS/IV TFETs. While the present material choice is still under this trade-off relationship in the OS structure, further OS material search and design to meet the requirements for TFET applications can be critically important. 
IV. CONCLUSION
In this study, we have examined the improvement of the TFET performance by utilizing the amorphous ZnSnO channel layer with high thickness uniformity. Also, we have investigated the T meas dependence of the amorphous ZnSnO/Si TFET in comparison with the poly-crystalline ZnO/Si TFET. After the tuning of both Zn ratio and T PMA for the ZnSnO deposition, the extremely-flat ZnSnO surface with the RMS value less than 0.1 nm was achieved. The I on values of the ZnSnO/Si TFET at V d of 1 and 2 V are 1.0 and 1.7 µA/µm, respectively, which are approximately 8 times higher than that those of the ZnO/Si TFET. Additionally, the average S.S. in V g swing of 0.3 V are 84 and 87 mV/dec. for the amorphous ZnSnO/Si TFETs with the Zn ratio of 1.0 and 1.5, respectively. The reduction in average S.S. by more than 30% has been realized in comparison with that of the poly-crystalline ZnO/Si TFET. Also, the minimum S.S. value of 80 mV/dec. in the amorphous ZnSnO/Si TFET is similar to that in that poly-crystalline ZnO/Si TFET. On the other hand, the amorphous ZnSnO/Si TFET shows the stronger T meas dependence of I on and S.S. Any defects and/or tail-states near E c in the amorphous ZnSnO channels could be an origin of the limited S.S. and the T meas dependence. Therefore, the comparison carried out in this study suggests that continuing material development focusing on the thickness uniformity and tail-state density can contribute further improvement of electrical performances of the OS/IV bilayer TFETs.
